JPH0550138B2 - - Google Patents

Info

Publication number
JPH0550138B2
JPH0550138B2 JP22571883A JP22571883A JPH0550138B2 JP H0550138 B2 JPH0550138 B2 JP H0550138B2 JP 22571883 A JP22571883 A JP 22571883A JP 22571883 A JP22571883 A JP 22571883A JP H0550138 B2 JPH0550138 B2 JP H0550138B2
Authority
JP
Japan
Prior art keywords
film
spacer
insulating film
etching
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP22571883A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60117753A (ja
Inventor
Yasushi Sakui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP22571883A priority Critical patent/JPS60117753A/ja
Publication of JPS60117753A publication Critical patent/JPS60117753A/ja
Publication of JPH0550138B2 publication Critical patent/JPH0550138B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76229Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
JP22571883A 1983-11-30 1983-11-30 半導体装置の製造方法 Granted JPS60117753A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22571883A JPS60117753A (ja) 1983-11-30 1983-11-30 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22571883A JPS60117753A (ja) 1983-11-30 1983-11-30 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS60117753A JPS60117753A (ja) 1985-06-25
JPH0550138B2 true JPH0550138B2 (en]) 1993-07-28

Family

ID=16833720

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22571883A Granted JPS60117753A (ja) 1983-11-30 1983-11-30 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS60117753A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4876216A (en) * 1988-03-07 1989-10-24 Applied Micro Circuits Corporation Semiconductor integrated circuit manufacturing process providing oxide-filled trench isolation of circuit devices
IT1236728B (it) * 1989-10-24 1993-03-31 Sgs Thomson Microelectronics Procedimento per formare la struttura di isolamento e la struttura di gate di dispositivi integrati
US5077234A (en) * 1990-06-29 1991-12-31 Digital Equipment Corporation Planarization process utilizing three resist layers

Also Published As

Publication number Publication date
JPS60117753A (ja) 1985-06-25

Similar Documents

Publication Publication Date Title
US4502914A (en) Method of making structures with dimensions in the sub-micrometer range
JP2955459B2 (ja) 半導体装置の製造方法
US5766823A (en) Method of manufacturing semiconductor devices
JPH0513566A (ja) 半導体装置の製造方法
JP2802600B2 (ja) 半導体装置の製造方法
US4497108A (en) Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region
JP3373618B2 (ja) 半導体装置の素子分離法
US4903107A (en) Buried oxide field isolation structure with composite dielectric
JPS61247051A (ja) 半導体装置の製造方法
JPH0550138B2 (en])
US5851901A (en) Method of manufacturing an isolation region of a semiconductor device with advanced planarization
JP2955838B2 (ja) 半導体装置の製造方法
JPH0334541A (ja) 半導体装置の製造方法
JPH0562463B2 (en])
JPH07176607A (ja) 半導体装置の製造方法
JP3001588B2 (ja) 半導体装置およびその製造方法
JPS63305527A (ja) 半導体装置およびその製造方法
JP3114062B2 (ja) 半導体装置の隔離膜形成方法
JP3190144B2 (ja) 半導体集積回路の製造方法
JPS60206150A (ja) 半導体装置の製造方法
JPS59178773A (ja) 半導体装置の製造方法
JPH0558258B2 (en])
JPS6085539A (ja) 半導体装置の製造方法
KR100204022B1 (ko) 반도체 소자의 소자분리막 형성방법
JPS61176134A (ja) 半導体装置の製造方法